This is

Mathematical Operation

Logic Gate Representation

Transistor Diagram