This is a file used to map local variables in a Verilog file to hardware inputs on the FPGA. Constraint Guides Blackboard Master Constraints