Vivado

A software design tool to synthesize Hardware Description Language programs

Process to Synthesize

• Write Verilog program
• Write a Vivado Constraints file
• Run synthesize to generate a Bitstream
• Connect FPGA to vivado via USB, and connect button
• Write Bitstream to program the FPGA

Concepts

• Vivado Constraints